

FIG 1




FIG 2





FIG 3

4/22 POU920010165US1






FIG 5

6/22 POU920010165US1




FIG 6






FIG 7

<u>800</u>




FIG 8




FIG 9




FIG 10




FIG 11

12/22 POU920010165US1

CHAR POSITION (0 OFFSET)	CHAR VALUE	Correlation Set (x')	Entry Position (y')	Slot Offset (x")
0 0.1 321)	1	N/A	N/A	N/A
<u>_</u>	<u> </u>	IWA .		
1	4	1	5th	1st
2	X	1	60th	2nd
3	а	1	11th	3rd
4	m	1	26th	4th
5	р	1	29th	5th
6		1	25th	6th

FIG 12.




FIG 13

14/22




FIG 14





FIG 15

16/22 POU920010165US1

<u>1600</u>



tpd_A positions for AND2 gate

Encode as:

	DELAY			
	DELAY	1	2	3
	-0.500 ns	0	0	0
	-0.499 ns	0	0	1
J	•	•	- • -	ヒ • ⊀
_	•	•	• -	• 1
	+237.826 ns	Z	Z	Υ
	+237.827 ns	Z	Z	Z

FIG 16




FIG 17






FIG 18






FIG 19




FIG 20

<u>418</u>




FIG 21




FIG 22